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I) Introduction  
Data acquisition systems play an important role in the field of electronics. With increases in both the 
variety, and availability, of various sensing technologies, the ability to reliably detect analog signals 
and digitally process/store the data is essential. Furthermore, the ability to accurately measure the 
performance of electronic systems (e.g. audio playback circuits) offers valuable insight for 
electronics engineers, particularly engineering students in electronics project-based courses. 
However, most undergraduate engineering students do not have ready access to high-end 
measurement equipment, usually due to both high cost (and sensitivity to damage).  
Therefore, the purpose of this paper is to discuss the design of a high-performance analog to digital 
converter system that is both relatively low-cost and has comparable performance capabilities to that 
of typical lab bench equipment found in undergraduate electronics labs. Mainly in the category of 
AC spectrum-based measurements like signal-to-noise ratio and total-harmonic-distortion. This 
system will be designed as a shield interface with the Texas Instruments Tiva-C launchpad, which is 
a microcontroller platform that is commonly used in multiple EcPE undergraduate courses at Iowa 
State University.  
II) Background Topics  
Analog to Digital Conversion  
The functionality of the system discussed in this paper ultimately revolves around the use of an 
analog to digital converter. In short, analog to digital converters accomplish the task of converting 
continuous analog voltage signals to discrete digital (binary) codes that can then be interpreted by 
computers [1]. This implies that an ADC has a finite resolution, N, in bits, that it can use to encode 
the analog voltage applied to the input. Therefore, the total number of possible distinct output codes 
the ADC can produce is simply 
#𝑐𝑜𝑑𝑒𝑠 = 2𝑁 
Furthermore, to establish a basis for quantizing the analog signal, an ADC requires an upper 
reference voltage, 𝑉𝑟𝑒𝑓𝑝, and a lower reference voltage, 𝑉𝑟𝑒𝑓𝑛, that establish the overall range of 
voltages applied to the input [2]. This is such that the resulting output code for any given input 
voltage is  
𝐷 = 𝑓𝑙𝑜𝑜𝑟 (
𝑉𝑖𝑛
𝑉𝑟𝑒𝑓
(2𝑁 − 1)) = 𝑓𝑙𝑜𝑜𝑟 (
𝑉𝑖𝑛
𝑉𝑟𝑒𝑓𝑝 − 𝑉𝑟𝑒𝑓𝑛
(2𝑁 − 1)) 
⟺ 𝑉𝑖𝑛 = (𝑉𝑟𝑒𝑓𝑝 − 𝑉𝑟𝑒𝑓𝑛) ∗ (
𝐷
2𝑁 − 1
) 
This result leads to another useful expression for an ADC known as the LSB (least significant bit) 
voltage, 𝑉𝐿𝑆𝐵, which defines the minimum voltage step-size that an ADC can represent.  
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𝑉𝐿𝑆𝐵 =
𝑉𝑟𝑒𝑓
2𝑁 − 1
=
(𝑉𝑟𝑒𝑓𝑝 − 𝑉𝑟𝑒𝑓𝑛)
2𝑁 − 1
 
As an illustrative example, figure 1 demonstrates the transfer characteristic for an ideal 3-bit ADC 
(𝑁 = 3) with a reference voltage of 5V (𝑉𝑟𝑒𝑓𝑝 = 5𝑉, 𝑉𝑟𝑒𝑓𝑛 = 0𝑉). We can see that the first code 
transition happens exactly when the input voltage exceeds 𝑉𝐿𝑆𝐵 (which is 0.714V in this example).  
 
Figure 1: Example transfer function for an ideal 3-bit ADC with 𝑽𝒓𝒆𝒇𝒑 = 𝟓𝑽 and 𝑽𝒓𝒆𝒇𝒏 = 𝟎𝑽 
This example highlights an important principle for all ADCs, which is that the higher an ADC’s 
resolution, the smaller the LSB voltage is, and therefore the more accurate the quantization process 
is at resembling the true continuous signal [3]. This principle can be more elegantly conveyed by 
considering the error signal produced by quantizing the input as seen in figure 2. This error signal is 
defined as the difference between the ideal ADC transfer function  and the actual input voltage 
applied to the ADC [4]. One thing to note in figure 2 is that a slight modification has been made to 
the quantization process such that the ADC determines the digital code by using 𝑟𝑜𝑢𝑛𝑑 (
𝑉𝑖𝑛
𝑉𝐿𝑆𝐵
) 
instead of  𝑓𝑙𝑜𝑜𝑟 (
𝑉𝑖𝑛
𝑉𝐿𝑆𝐵
). This is really just done for convenience so that the error signal is centered 
at zero. In reality, the that the quantization process follows is design dependent [5].  
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Figure 2: Illustration of The ADC transfer function and the resulting error signal 
This error signal is referred to as the “quantization error” or “quantization noise”. The latter term 
arises when the input is treated as a random variable. Generally, treating the deviation as noise is 
more practical because it makes it possible to sum the error from quantization together with other 
noise sources (discussed later) so that the total disturbance to the ideal signal from the system can be 
quantified. The RMS quantization noise voltage is therefore given as [6]: 
𝑒𝑛𝑅𝑀𝑆 =
𝑉𝐿𝑆𝐵
√12
 
This, again, illustrates the conclusion that the higher the resolution of the ADC, the lower the 
quantization noise becomes.  
Differential signaling  
Fully differential signaling (also referred to simply as differential signaling) is a method of 
transferring information in electronics (analog or digital) where the information signal 𝑉𝑑(𝑡) is 
represented by the mathematical difference of two complementary signals such that: 
𝑉𝑑(𝑡) = 𝑉𝑝(𝑡) − 𝑉𝑛(𝑡) 
Where 
𝑉𝑝(𝑡) =
𝑉𝑑(𝑡)
2
+ 𝑉𝐶𝑀 
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𝑉𝑛(𝑡) =  −
𝑉𝑑(𝑡)
2
+ 𝑉𝐶𝑀 
Here, we have included a common-mode component term, 𝑉𝐶𝑀 that exists in both 𝑉𝑝(𝑡) and 𝑉𝑛(𝑡). 
This is usually some form of DC offset/bias required to satisfy the operating range of the devices in 
the system (especially in single-supply systems). However, the important observation here is that the 
time- varying components of 𝑉𝑝(𝑡) and 𝑉𝑛(𝑡) exhibit a phase difference of 180° [7]. This leads to 
two considerable advantages of using a fully differential signal chain.    
 
Figure 3: Graphical illustration of a differential signal’s components (top) and its resulting difference signal (bottom)  
The first advantage can be observed in figure 3. We can see that the differential inputs only swing 
from 0V to 2V, but the difference signal swings from -2V to 2V. This implies that implementing 
differential signaling doubles the effective dynamic range of the information signal, with respect to 
the voltage limits available in the system. This is particularly useful in low-voltage systems (i.e. 
systems that operate off of limited voltage supplies) [8]. The second advantage can be observed in 
figure 4. Suppose that the differential system is subjected to some form of noise/interference along 
the signal chain that affects both of the differential inputs. Assuming the two input signals see 
relatively identical noise, the output difference will not be affected because it is effectively canceled 
out [9].  
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Figure 4: Illustration of how a differential signal naturally rejects noise common to both inputs  
Noise Measurements  
Noise, in electronic systems, is often considered to be the ultimate limit to performance and is 
something that we can reduce but never truly remove [10]. It arises from several different 
mechanisms, some of which are due to the underlying laws of nature (e.g. thermal noise in resistors), 
and others due to unavoidable imperfections in device manufacturing (e.g. flicker noise in op-amps). 
These noise sources can also exhibit different spectral densities [11]. Without digging into the details 
of noise mechanisms, we can note some general practices that can help reduce noise in any circuit 
[12]:  
• Limit the system bandwidth – noise is distributed across frequency; the more you limit the 
bandwidth the less total noise will accumulate  
• Limit the maximum value of resistance – thermal noise is directly proportional to 
resistance  
•  Utilize materials and devices that have minimal added noise (e.g. thin-film/metal foil 
resistors, low-noise amplifiers, etc.)   
There are several approaches to measuring the noise performance of an electronic circuit. Here we 
will cover two such methods. The first is known as idle channel noise, which essentially measures 
the total noise at the output of a circuit when it is “idle” (no input signal applied). This is 
accomplished by simply taking an RMS measurement of the output when it is in this idle state, and 
then taking the ratio with respect to some reference voltage [13]. 
𝐼𝐶𝑁[𝑑𝐵] = 20 log (
𝑉𝑛𝑜𝑖𝑠𝑒[𝑅𝑀𝑆]
𝑉𝑟𝑒𝑓[𝑅𝑀𝑆]
) 
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This quantity captures noise in its true form and is relatively easy to measure because it only requires 
only time domain data.  However, is not as useful because it gives no insight as to how the noise 
performance behaves in the presence of an input stimulus. This leads us to a more popular metric 
for measuring noise performance called signal to noise ratio (SNR). Which is defined as follows. 
𝑆𝑁𝑅[𝑑𝐵] = 20 log (
𝑉𝑓𝑢𝑛𝑑[𝑅𝑀𝑆]
𝑉𝑛𝑜𝑖𝑠𝑒[𝑅𝑀𝑆]
) 
The calculation of SNR first requires the calculation of the DFT (usually using FFT) of the system’s 
output signal when a time-varying (sinusoidal) input stimulus is applied. The quantity 𝑉𝑓𝑢𝑛𝑑 is 
determined by finding the magnitude of the peak frequency component in the spectrum, which is 
the fundamental frequency of the input signal. The quantity 𝑉𝑛𝑜𝑖𝑠𝑒 is found by taking the square-
root of the sum-of-squares of all the other frequency components in the system [14].  
III) Design  
General Specifications  
To begin the discussion of the system design, some notable design specifications are summarized 
here.  
1. The system operates off of a single DC supply voltage. This is provided by a Wall-adapter 
with barrel connector  
o The wall adapter output voltage can range from 5.5V to 9V 
o A slide switch is included to turn the system on and off  
2. The system has a total input range of 5V 
o If the input is DC coupled it can swing from 0V to 5V 
o If the input is AC coupled it can swing from -2.5V to 2.5V 
3. The system has jumpers to select between AC coupling and DC coupling the input signal  
4. The system provides three regulated power-supply voltages to the active devices  
o A 5V regulator for the input stage and ADC driver  
o A 3.3V regulator for the analog power supply on the ADC 
o A 3.3V regulator for the digital power supply on the ADC and clock generator  
5. The system includes a  16.384MHz crystal oscillator to drive the ADC  
6. The system includes a 2.5V precision voltage reference for the ADC  
7. The system interfaces with a Tiva-C TM4C123G micro controller for reading the output 
codes of the ADC as well as configuring the ADC settings.  
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Input Stage 
 
Figure 5: Schematic for the input stage circuit  
The system begins with a BNC style input connection. This style of connector is chosen for both 
ease-of-use and its cable shielding which reduces capacitively coupled noise/interference.  
The BNC connector is followed by two jumpers which are used to select between AC coupling or 
DC coupling the input signal.  The DC coupled path is selected when pins 2 and 3 of the jumpers 
are shorted and the AC coupled path is selected when pins 1 and 2 are shorted. In the DC coupled 
path, the resistor R3 is included so that a) the input impedance seen from the connector is 1𝑀Ω and 
b) when the BNC cable is disconnected the input of op-amp U1B is weakly pulled to ground, 
preventing any unpredictable behavior as a result of floating the input. The AC coupled path is made 
up of a combination of C1, R1, and R2. The capacitor C1 serves as a decoupling capacitor, removing 
any previous DC offset in the input signal, and the resistors R1 and R2 form a mid-supply bias that 
lifts the AC signal to the mid-point of the operating range.  
The op-amp, U1B, which follows the input coupling selection, is configured as a unity-gain buffer 
amplifier. This primarily serves to isolate the input coupling stage impedances from the ADC input 
driver stage that follows (thus preventing any potential asymmetry in the impedances seen by the 
inputs of the fully differential amplifier). The op-amp selected for this task is the AD8656 which is 
chosen for its true rail-to-rail input and output capabilities as well as its exceptionally low input 
voltage noise density of 4
𝑛𝑉
√𝐻𝑧
 (at 1kHz). Table 1 summarizes some of the noteworthy performance 
characteristics for the AD8656 [15].  
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Table 1: Notable performance characteristics for the AD8656 [16] 
Offset Voltage 
(typical) 
Gain Bandwidth 
Product  
Slew Rate Input Voltage 
Noise Density 
(1kHz) 
Rail-to-Rail 
Capability 
50𝜇𝑉 28 MHz 11 V/𝜇𝑠 4 nV/√𝐻𝑧 In, Out 
 
Lastly, U1B is followed by a simple 0Ω resistor which is primarily included for debugging purposes 
in case the input stage need be disconnected from the ADC input driver stage for evaluation. It can 
also be replaced by a larger, isolation resistor in U1B has any stability issues.   
ADC Input Driver Stage 
 
Figure 6: Schematic for the ADC input driver stage  
In general, high-performance ADCs require an external input driver stage to maximize their 
performance. This is because the input driver stage is designed to provide anti-alias filtering as well 
as signal conditioning to the input of the ADC. In this design, the input driver stage is centered 
around the THS4551 fully differential op-amp, U2. One of the most important features of the 
THS4551 is its high bandwidth of 150MHz (when 𝐺𝐶𝐿 = 1) [17]. The reason this is important is due 
to the nature of the ADC’s internal sample-and-hold function of the input. Switches rapidly open 
and close at the frequency of the modulator (16.38MHz), which charge the internal sample-and-hold 
capacitor. This process results in fast voltage transients on the input signal. Therefore, by providing 
an amplifier with a bandwidth capability much greater than the frequency of the ADC modulator, 
the sample-and-hold capacitor voltage is able to settle on its final value, per sample, much faster 
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than the sampling rate, which minimizes the negative effect of these voltage transients. Additionally, 
the amplifier ensures that a low impedance is seen by the ADC input, which is important because 
the ADS127L01 ADC only has an effective differential input impedance of approximately 5kΩ (for 
the configuration settings in this design) [18].  
For a fully differential amplifier, the closed loop differential gain is defined as 
𝐺𝑑 =
𝑅𝑓𝑏
𝑅𝑖𝑛
 
Where 𝑅𝑓𝑏 and 𝑅𝑖𝑛 are assumed to be equal on both sides of the amplifier. For this design 
𝐺𝑑 =
𝑅13
𝑅10
=
𝑅14
𝑅11
=
1𝑘Ω
1𝑘Ω
= 1 
Since the system is designed to accept a single-ended input from the user, amplifier U2 must also 
accomplish the task of single-ended to differential signal conversion. This is accomplished by 
providing the system input to the non-inverting input of U2 and providing the mid-supply bias 
voltage (2.5V) to the inverting input. (note that R8 is the jumper resistor that connects to the input 
stage discussed in the previous section). The mid-supply voltage is generated by the voltage divider 
formed by R4 and R5 and is followed by a buffer formed by U1A to isolate the divider resistance 
from the differential amplifier closed-loop resistance (i.e. to preserve symmetry of the differential 
amplifier). The capacitor C2 is added to reduce any transient ripple in the divider’s output voltage. 
Providing these two inputs to the fully differential amplifier works out as follows: 
𝑉𝑜𝑢𝑡𝑝 =
𝐺𝑑
2
(𝑉𝑖𝑛𝑝 − 𝑉𝑖𝑛𝑛) =
1
2
((𝑉𝑠𝑖𝑔 + 𝑉𝑚𝑖𝑑) − 𝑉𝑚𝑖𝑑) =
1
2
𝑉𝑠𝑖𝑔  
𝑉𝑜𝑢𝑡𝑛 = −
𝐺𝑑
2
(𝑉𝑖𝑛𝑝 − 𝑉𝑖𝑛𝑛) = −
1
2
((𝑉𝑠𝑖𝑔 + 𝑉𝑚𝑖𝑑) − 𝑉𝑚𝑖𝑑) =  −
1
2
𝑉𝑠𝑖𝑔 
∴ 𝑉𝑜𝑢𝑡𝑑 = 𝑉𝑜𝑢𝑡𝑝 − 𝑉𝑜𝑢𝑡𝑛 =
1
2
𝑉𝑠𝑖𝑔 − (−
1
2
𝑉𝑠𝑖𝑔) = 𝑉𝑠𝑖𝑔 
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Figure 5 graphically illustrates an example of this result when an input signal of 𝑉𝑠𝑖𝑔 =
sin(2𝜋1000𝑡) is applied to the input.  
 
Figure 7: Illustration of single-ended to differential conversion waveforms 
The fully differential amplifier includes a pin for setting the common-mode voltage of the output 
signals [19]. Since the ADC operates on a 3.3V analog input, this implies that the VOCM pin must 
be set to 1.75V (half of the ADC supply voltage). This is set by the voltage divider formed by R6 
and R7. Again, the capacitor C5 is added to reduce any possible transient ripple in the divider’s 
output voltage.  
As previously mentioned, the input driver stage also acts as an anti-aliasing filter for the ADC, which 
is to say the input driver stage acts as a low pass-filter with an effective cut-off frequency below half 
the maximum sampling rate (𝑓𝑠,𝑚𝑎𝑥 = 512𝑘𝑠𝑝𝑠 ⟹ 𝑓𝑐 < 256𝑘𝑠𝑝𝑠). The low-pass filtering is 
formed by the cascading of two simple first-order RC low-pass filters. The first filter is formed with 
the fully differential amplifier by the inclusion of capacitors in the feedback loops. For the fully 
differential amplifier, the corner frequency is set as: 
𝑓𝑐,𝐹𝐷𝐴 =
𝐺𝑑
2𝜋𝑅𝑓𝐶𝑓
=
1
2𝜋(1𝑘Ω)(680pF)
= 234.1𝑘𝐻𝑧 
The second lowpass filter is formed by the RC network on the output of the amplifier. Here, the 
corner frequency is set as: 
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𝑓𝑐,𝑅𝐶 =
1
2𝜋(2𝑅𝐶𝑑𝑖𝑓𝑓)
=
1
4𝜋(33Ω)(10𝑛𝐹)
= 241.1𝑘𝐻𝑧 
Additionally, the RC network on the output of the amplifier improves the transient effects of the 
ADC input by providing additional charge storage for the sample-and-hold circuit. 
ADC Voltage Reference 
 
Figure 8: Schematic for the 2.5V voltage reference circuit 
The ADC used in this design require an external voltage reference. Voltage references play an 
essential role in the conversion process, as it is what the ADC uses to compare the input voltage to 
in producing the proportional output code. Here, the reference voltage is chosen to be 2.5V. The IC 
used is the REF6025, which provides a highly accurate, low noise and low temperature drift 2.5V 
output [20]. Similarly, to the input network, the voltage reference must be designed to counteract 
voltage transients that are produced by the ADC conversion circuitry as well as provide a very low 
output impedance that is seen by the reference pin of the ADC. This is achieved in the REF6025 by 
its convenient inclusion of an integrated op-amp buffer on the output of the voltage reference [21].  
This allows the output of the REF6025 to be directly connected to the reference pin on the ADC. 
However, to further improve the transient response, C11 is added in parallel to the  output. As per 
recommendation of the datasheet, R17 is also included to prevent the internal buffer amplifier from 
becoming unstable (i.e. unwanted oscillation) [22]. Additionally, by including an integrated buffer 
amplifier, the REF6025 is able to offer kelvin-style (also referred to as 4-wire) output connection to 
compensate any loss in the PCB traces that connect the reference to the ADC [23].  
Pin 3 of the REF6025 sets the output current limit of the voltage reference circuit [24]. By 
connecting a 121𝑘Ω resistor to ground, the current limit is determined from the datasheet as: 
80 × 10−9𝑅𝑆𝑆 + 0.003 = 12.68𝑚𝐴 
Pin 4 of the REF6025 is an optional filter pin that limits the bandwidth of the reference circuit, and 
therefore reduces the output noise, when a capacitor is connected to it. The value of 1𝜇𝐹 for C9 
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was chosen on recommendation from the datasheet [25]. C6 is also included to reduce transient 
ripple in the input voltage.  
ADC Clock Generator 
 
Figure 9: Schematic for the clock generator circuit 
The ADC in this design requires a clock signal for operation (as is typically the case for most digital 
and mixed signal circuits). Although it is possible to generate some form of a clock signal from the 
host microcontroller, it is better to use a separate clock generator circuit as it is possible to provide a 
cleaner signal as well as prevent hogging CPU space on the microcontroller.  
The clock generator selected for this design is a crystal-oscillator circuit that uses a quartz crystal to 
provide a low-jitter 16.384MHz signal. This frequency is chosen as per recommendation of the 
ADC’s datasheet. The generator is a single package that includes both the quartz crystal and the 
oscillator driver circuit, which simplifies the overall design. The capacitor C3 is added to reduce 
transient ripple in the clock generator’s power supply.   
The jumper pins, J8, are included for debugging purposes, in the event that the clock generator does 
not work as intended.  
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The ADC 
 
Figure 10 
The ADC selected for this design is the ADS127L01: a 24-bit ADC with a maximum sampling rate 
of 512ksps (when the provided clock is 16.384MHz) that uses a delta-sigma architecture to perform 
the conversion process [26]. Overall, this ADC was selected for this application because it was the 
most cost-effective device that delivers high quality AC specifications with SNR up to 113dB (when 
wideband filter is used) and THD down to -129dB (However, it should be noted these two specs are 
not achieved in the same setting) [27]. In addition, the device also provides good DC specifications 
with typical INL of 2.5ppm in high resolution mode and offset of +/-100𝜇𝑉 which can be 
calibrated out internally through register programming[28].    
For optimal performance, the ADC requires a separate voltage supply for the analog portion and the 
digital portion of the device (this is most likely for noise coupling reasons). Separate 3.3V regulators 
are provided to each supply, as well as 1𝜇𝐹 bypass capacitors C19, C20, C22 (note that there are two 
AVDD pins thus the need for three capacitors). The device also requires a 1.8V supply, but by 
grounding the INTLDO pin, the device uses its own internal LDO to produce this voltage. 
However, a capacitor, C18, is still needed for proper bypassing. Additionally, there are also three 
pins, CAP1, CAP2, and CAP3 that connect to various internal circuits all requiring bypass 
capacitors, C15, C17, C21 [29].  
The ADS127L01 has three different power settings: high-resolution mode (HR), low-power mode 
(LP), and very-low-power mode (VLP) [30]. The second two settings were designed to reduce the 
devices power consumption but require reduction of the clock frequency and external resistor R18 
(connected to the REXT pin). Since, power consumption is not a concern for this system, the device 
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is permanently set in HR mode by tying the HR pin to DVDD, setting the R18 value to 60.4kΩ and 
providing a clock frequency of 16.384MHz.  
The digital portion of this device is made up of the combination of a serial data communication 
interface and discrete settings pins. The device can accept either SPI or Frame-sync serial protocols, 
however, since the SPI interface is more widely available on host-microcontroller systems, and the 
SPI interface offers more functional options for this device, this mode is permanently activated by 
tying the FSMODE and FORMAT pins to ground. The relevant signals to the SPI protocol are 
visualized in the figure below [31].  
Resistors, R19, R20, R21, R22 are placed on all of the higher frequency data lines (CLK, SCLK, 
DIN, DOUT) to help dampen any potential overshoot in these signals, thus keeping the signals 
cleaner and reducing the potential for glitches in the data. 
  
 
Figure 11: SPI timing diagram taken from ADS127L01 datasheet. Note that CLK is the master input sampling clock [32] 
The CS signal is delivered by the host MCU and activates the SPI data lines for the device (this pin is 
really only relevant when there are multiple devices on one interface as it synchronizes the data 
transfer/prioritizes devices). The DIN and DOUT pins are the data lines being written to by the 
host MCU and the ADC, respectively. Both data signals are clocked by the SCLK signal (delivered 
by the host MCU). When conversion results are being transmitted from the ADC through the SPI 
interface, there is an additional signal DRDY, which acts as a flag to indicate when a new conversion 
result is ready. Since the ADC has some internal registers, the SPI interface is also used for 
programming these registers [33].  
The discrete settings pins on this device set the digital filter settings (FILT1, FILT0), the 
oversampling ratio settings (OSR1, OSR0), the conversion process start/stop, (START) and 
resetting the device (RESET/PWDN). Each of these pins is connected to GPIO pins on the host 
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MCU so that these settings can be adjusted in software. The device offers three digital low-pass filter 
options: two wideband filters, and one low-latency sinc5 filter [34]. The two wideband filters are 
both suitable for AC applications because they exhibit very low-pass band ripple (+/-0.00004dB), 
fast transitioning, and high stop-band attenuation (approximately -120dB) [35]. The only difference 
between the two wideband filters is that one has a cutoff frequency at the Nyquist frequency, while 
the other has a cutoff lower than the Nyquist frequency such the Nyquist frequency is in the stop 
band. The sinc5 filter is really only suitable for DC/low-frequency applications because of the nature 
of the sinc frequency response, attenuation occurs not far from DC frequencies. However, this does 
yield even higher SNR capabilities for these applications. Furthermore, the sinc5 filter is a low-
latency filter, meaning it only takes up to 5 samples for the data to fully settle whereas the wideband 
filters can take upwards of 50 samples [36].  
 In relation to the digital filters, the oversampling can be chosen from 4 different settings. The 
resulting oversampling ratio and output data rate are dependent on which filter is used. For the 
wideband filter, which will be used in this application, the oversampling ratios are 32, 64, 128, and 
256, which lead to output data rates of 512ksps, 256ksps, 128ksps, and 64ksps, respectively 
(Assuming HR mode operation) [37].  
Tiva-C Interface 
 
Figure 12: Schematic for the Tiva-C connection headers indicating pin assignments for the relavent signals  
The interface to the Tiva-C launchpad is straight-forward. The female headers selected match the 
male headers on the launchpad so that this system can be attached to the launchpad like a typical 
“shield” or “HAT” expansion. The SPI pins are wired to the SSI0 module of the Tiva-C, and the 
discrete digital settings pins are distributed conveniently amongst the other ports. The DRDY pin is 
intentionally the only signal wired to port F so that the GPIO port interrupt does not interfere with 
any of the other pin configurations. The remaining pins are no-connects so that the launchpad 
functionality can be passed-thru the headers with no interference from the system if the user wishes 
to add other connections to the system.  
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Power Supplies  
 
Figure 13: Schematic for the power supply circuits  
The system’s power supply is composed of three low-dropout linear voltage regulators (LDOs). The 
first LDO (U5) is a fixed 5V regulator that is used to power the three op-amps in the system. The 
second LDO (U6) is a fixed 3.3V regulator that is used to power the analog portion of the ADC and 
the 2.5V voltage reference circuit. The third LDO (U7) is another fixed 3.3V regulator used to 
power the digital portion of the ADC as well as the crystal oscillator. All three regulators are 
powered by DC wall adapter that connects to the system via a 5mm barrel jack (J6). The output 
voltage rating for the wall adapter can range from 5.5V to 9V as per specification of the LDO model 
used in this design [38]. A  SPDT switch (S1) is also included so that the user may turn off the 
system without having to physically unplug the device. As indicated in figure 12, all three regulator 
inputs are grounded when the system is switched to the off position. Additionally, LEDs, D1, D2, 
D3 are placed in parallel to the output of each regulator as a simple light indication to tell the user 
that power is on in the circuit. 1𝑘Ω resistors, R23, R24, R25 are placed in series with the LEDs to 
limit the current, and therefore the brightness, of the LEDs.   
The regulator model chosen for this design is the REG102, which comes in both fixed 3.3V and 5V 
options [39]. The primary reasons for choosing this LDO are its low dropout voltage of 250mV, its 
low output noise capability, and its high output voltage accuracy of +/- 1.5%. The regulator 
achieves low noise performance by offering a noise reduction pin. By connecting a capacitor from 
the NR pin to ground, the bandwidth of the internal bandgap reference is reduced, therefore 
reducing the broadband noise [40].   
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Complete Schematic  
 
Figure 14: Page 1 of the complete schematic 
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Figure 15: Page 2 of the complete schematic 
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PCB Layout 
The PCB is designed with board dimensions of 2.2”x3” and a 4-layer stack up. The general purpose 
of each layer is summarized as follows: 
• Top layer – component placement and analog signal traces 
• 1st inner layer – Digital traces  
• 2nd inner layer – power mini-planes  
• Bottom layer – ground plane and remaining component placement (minimized)  
 
 
 
Figure 16: 1st Layer of the PCB Layout (top outer layer) 
Figure 16 illustrates the layout design for the top layer where black is copper. The general strategy of 
the component placement was to keep the analog front-end as separated as possible from the digital 
devices. The default trace sizes are:  15 mil for analog signal traces, 20 mil for power supply pin 
connections, and 10 mil for digital traces (the trace connecting the power supply jack to the power 
power connecter and switch 
Input signal connector 
Coupling selection jumpers 
5V LDO 
3.3V analog LDO Input stage and ADC driver  
External 2.5V reference  
ADC 
3.3V digital LDO  
Crystal oscillator  
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switch is 50 mil). Polygons were used to connect the output pin of the three LDOs to improve 
potential heat dissipation. The input stage and ADC input driver was laid out symmetrically to 
ensure balance in the differential signals (matching trace resistances).  A ground pour was also 
included on the top layer to help further reduce the average effective impedance of the return paths 
for the system currents.  
 
Figure 17: 2nd layer of the PCB layout (inner 1) 
Figure 17 shows the layout of the second layer, which is the first inner layer of the stack-up. This 
layer was reserved for digital signals only. However, there is one instance where a small segment of 
trace needed to be routed on the top layer in order to cross over another digital signal.  
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Figure 18: 3rd layer of the PCB layout (inner 2)  
Figure 18 illustrates the layer for all of the power signals in the system. The strategy here is to use 
polygon pours (mini planes) for each of the power signals to reduce the impedance of the 
connection, as well as to simplify the connections to all of the active devices. The long plane on the 
left connects the input power jack to the input of all three regulators. The upper middle plane 
connects the output of the 5V regulator to the op-amps in the analog front-end. The middle plane 
connects the 3.3V regulator to the ADC and the 2.5V reference. The lower plane connects the other 
3.3V regulator to the digital circuits. Notice, that multiple vias are placed in parallel to connect each 
regulator to its respective power plane, as to reduce the impedance of the vias as well as improve 
thermal dissipation (prevents current from bottlenecking in one via).  
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Figure 19: 4th layer of the PCB layout (outer bottom)  
Figure 19 illustrates the bottom layer of the PCB, which is dedicated as the system ground plane, 
with the acceptation of two components.  
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Figure 20: 3D rendering of the top (left) and bottom (right) views of the PCB including silk screens  
IV) Implementation and Results  
In order to implement this system, the PCB was fabricated and assembled. With the PCB being 
fabricated by the prototyping company OSH Park the cost for three boards was $66.20. The bill of 
materials (BOM) was ordered from the company Digi-Key and the total cost for two assemblies 
worth of parts was $108.70. Therefore, the total cost for one board is $76.10. This cost can be 
further reduced if the boards are ordered from Overseas manufacturers like JLC PCB where a 
quantity of 10 4-layer PCBs costs approximately $30. Figure 21 shows an image of the PCB after 
assembly.  
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Figure 21: Image of the assembled PCB. A screw terminal is used in place of the BNC connector for easier debugging.  
The first thing to measure is the DC voltages produced by the regulators and the external voltage 
reference. These results are summarized in Table 2. All measurements were taken with an HP34401 
6.5-digit digital multimeter.  
Table 2: DC Measurements for the three linear regulators and the external voltage reference using the HP34401 
 5V LDO Output 3.3V Analog 
LDO output 
3.3V Digital 
LDO output  
External 
Reference 
voltage Output  
Measurement 4.987V 3.306V 3.303V 2.4995V 
Difference  -0.26% 0.18% 0.09% -0.02% 
 
We can see from table 2 that all the DC levels are within the specified error tolerances from their 
respective datasheets.  
Additionally, we wish to analyze the operation of the ADC input driver. An oscilloscope is used to 
measure the time-domain waveforms being applied to the differential amplifier’s inputs and outputs. 
In this test, a 100Hz 2Vpp sinewave is applied to the system input. We first analyze the output of 
the input stage which is illustrated in figure 22. We can see that the AC coupled input amplifier is 
properly biasing the AC signal with no gain error which is provided to the positive input of the FDA 
(yellow signal). Additionally, the second input amplifier is properly generating a 2.5V DC signal 
which is applied to the negative input of the FDA (green signal).   
  26 
 
Figure 22: Outputs of U1A and U1B input stage op-amps when a 1V sinewave is applied to the input  
The measured time-domain output of the FDA is shown in figure 23. We can see that the negative 
and positive outputs of the FDA (yellow and green) are 180° out of phase (i.e. they are 
complementary) and exhibit an expected offset of 1.75V. We also see that the resulting difference 
signal (pink) has an expected amplitude of 2Vpp.  
 
Figure 23: Output of the Fully differential amplifier (yellow and green waveforms) and resulting difference signal (pink) 
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Next, the performance of the clock signal, generated by the crystal oscillator, is measured. These 
results are illustrated in figure 24. 
 
Figure 24: Measured output waveform of the crystal oscillator  
We can see from the measurement that the oscillation frequency is 16.39MHz and the settled high-
level voltage is 3.34V.  
In testing the communication protocol with the ADC, it was found that an error exists with the 
ADC’s data output. This error is illustrated in figure 25. 
 
Figure 25: Oscilloscope image of the SPI communication SCLK (yellow) and the ADC's output data (blue) when given a read command 
for the device ID. 
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When the ADC is given command to readout the device ID, the DOUT pin remains idle, which 
indicates incorrect behavior from the ADC. The idle state persists despite giving any command, 
including the start conversion command. This strongly indicates that the device is defective, which is 
most likely a result from the PCB assembly process (either ESD related, overheating, or copper pad 
breakage).  
Given the, seemingly, permeant defective state of the device, it is impossible to measure the ADC’s 
noise and distortion performance. However, we can use a SPICE simulator w/ macro-models of the 
amplifiers to get an estimate of the noise performance. The simulation schematic is shown in figure 
26.  
 
Figure 26: Simulation schematic for estimating noise performance 
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Figure 27: Simulation results for total noise seen at the output of the analog front-end 
 
Figure 28: Simulation results for the signal-to-noise ratio at the output of the analog front-end assuming a 1V input.  
The simulation results shown in figure 27 and figure 28 show that the total RMS noise voltage seen 
at the output of the front-end is 322.89nV at 1kHz and the signal to noise ratio is 129.82dB (w/ 
respect to a 1V input). This is an acceptable result given the maximum SNR achieved by the ADC is 
approximately 113dB.  
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V) Conclusion  
In this paper, the design of a low-cost high-performance data acquisition system is discussed. The 
design presented operates off of a single 6V DC wall adapter and acts as a shield attachment for a 
Tiva C microcontroller. The analog front-end takes an AC or DC coupled single-ended input 
voltage, with a maximum peak-to-peak amplitude of 5V and converts it to a differential voltage 
signal that is conditioned to be within the 3.3V range of the ADC inputs. The analog front-end also 
provides anti-alias filtering to limit the passband to be within the maximum of 256kHz of the ADC 
selected. The board also provides an accurate 2.5V external reference for the ADC as well as a 
16.384MHz clock signal. The total cost to implement one board was found to be $76.10. The 
implementation results indicated that the analog front-end performs as desired, however, the ADC 
appears to be defective which is more than likely the result of damage unintentionally inflicted 
during the PCB assembly process. This issue was unable to be resolved due to time and budget 
constraints.  
In future works, a new board should be assembled using higher quality PCB assembly techniques, to 
ensure no damage to the ADC device. One such technique would be to reflow the board in an oven 
using solder paste instead of hand-soldering with a solder iron. Additionally, the assembled board 
can be tested with AC input stimulus to establish the total noise performance and distortion 
performance.  
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